<!-- HTML header for doxygen 1.8.13-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.2"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Hardware Abstraction Layer (HAL)</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen_style.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><a href="http://www.cypress.com/"><img alt="Logo" src="logo.png"/></a></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Hardware Abstraction Layer (HAL)</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.2 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('group__group__hal__impl__pin__package__tviibe2m__100__lqfp.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle"><div class="title">TVIIBE2M 100-LQFP<div class="ingroups"><a class="el" href="group__group__hal__impl.html">CAT1 Implementation Specific</a> &raquo; <a class="el" href="group__group__hal__impl__pin__package.html">Pins</a></div></div></div>
</div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">General Description</h2>
<p >Pin definitions and connections specific to the TVIIBE2M 100-LQFP package. </p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="nested-classes" name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:structcyhal__resource__pin__mapping__t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a></td></tr>
<tr class="memdesc:structcyhal__resource__pin__mapping__t"><td class="mdescLeft">&#160;</td><td class="mdescRight">Represents an association between a pin and a resource.  <a href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">More...</a><br /></td></tr>
<tr class="separator:structcyhal__resource__pin__mapping__t"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gadbcb21726bedc8b2e4f1bb2e0235035d"><td class="memItemLeft" align="right" valign="top"><a id="gadbcb21726bedc8b2e4f1bb2e0235035d" name="gadbcb21726bedc8b2e4f1bb2e0235035d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_GET_GPIO</b>(port,  pin)&#160;&#160;&#160;((((uint8_t)(port)) &lt;&lt; 3U) + ((uint8_t)(pin)))</td></tr>
<tr class="memdesc:gadbcb21726bedc8b2e4f1bb2e0235035d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets a pin definition from the provided port and pin numbers. <br /></td></tr>
<tr class="separator:gadbcb21726bedc8b2e4f1bb2e0235035d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0af2ee8c5a2a2e6661962b368d1f2ba"><td class="memItemLeft" align="right" valign="top"><a id="gae0af2ee8c5a2a2e6661962b368d1f2ba" name="gae0af2ee8c5a2a2e6661962b368d1f2ba"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_GET_PIN</b>(pin)&#160;&#160;&#160;((uint8_t)(((uint8_t)pin) &amp; 0x07U))</td></tr>
<tr class="memdesc:gae0af2ee8c5a2a2e6661962b368d1f2ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro that, given a gpio, will extract the pin number. <br /></td></tr>
<tr class="separator:gae0af2ee8c5a2a2e6661962b368d1f2ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga015f256578abd5638668ff19b9dc89d5"><td class="memItemLeft" align="right" valign="top"><a id="ga015f256578abd5638668ff19b9dc89d5" name="ga015f256578abd5638668ff19b9dc89d5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_GET_PORT</b>(pin)&#160;&#160;&#160;((uint8_t)(((uint8_t)pin) &gt;&gt; 3U))</td></tr>
<tr class="memdesc:ga015f256578abd5638668ff19b9dc89d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro that, given a gpio, will extract the port number. <br /></td></tr>
<tr class="separator:ga015f256578abd5638668ff19b9dc89d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cd43fc956862ad59f73e28719951c5b"><td class="memItemLeft" align="right" valign="top"><a id="ga3cd43fc956862ad59f73e28719951c5b" name="ga3cd43fc956862ad59f73e28719951c5b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_CANFD_TTCAN_RX</b>&#160;&#160;&#160;(CY_GPIO_DM_HIGHZ)</td></tr>
<tr class="memdesc:ga3cd43fc956862ad59f73e28719951c5b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for canfd_ttcan_rx. <br /></td></tr>
<tr class="separator:ga3cd43fc956862ad59f73e28719951c5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa204ca86ffbc1b1425ff244251415b6d"><td class="memItemLeft" align="right" valign="top"><a id="gaa204ca86ffbc1b1425ff244251415b6d" name="gaa204ca86ffbc1b1425ff244251415b6d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_CANFD_TTCAN_TX</b>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:gaa204ca86ffbc1b1425ff244251415b6d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for canfd_ttcan_tx. <br /></td></tr>
<tr class="separator:gaa204ca86ffbc1b1425ff244251415b6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ee06358e90a33c3c02c51d9749271e1"><td class="memItemLeft" align="right" valign="top"><a id="ga7ee06358e90a33c3c02c51d9749271e1" name="ga7ee06358e90a33c3c02c51d9749271e1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_CPUSS_CAL_SUP_NZ</b>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:ga7ee06358e90a33c3c02c51d9749271e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for cpuss_cal_sup_nz. <br /></td></tr>
<tr class="separator:ga7ee06358e90a33c3c02c51d9749271e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0bc31eb11c55a0a3a4a3dea5241fdb1f"><td class="memItemLeft" align="right" valign="top"><a id="ga0bc31eb11c55a0a3a4a3dea5241fdb1f" name="ga0bc31eb11c55a0a3a4a3dea5241fdb1f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_CPUSS_CLK_FM_PUMP</b>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:ga0bc31eb11c55a0a3a4a3dea5241fdb1f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for cpuss_clk_fm_pump. <br /></td></tr>
<tr class="separator:ga0bc31eb11c55a0a3a4a3dea5241fdb1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ae562f4e1a742e6e7dcf31b06b0eaec"><td class="memItemLeft" align="right" valign="top"><a id="ga9ae562f4e1a742e6e7dcf31b06b0eaec" name="ga9ae562f4e1a742e6e7dcf31b06b0eaec"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_CPUSS_FAULT_OUT</b>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:ga9ae562f4e1a742e6e7dcf31b06b0eaec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for cpuss_fault_out. <br /></td></tr>
<tr class="separator:ga9ae562f4e1a742e6e7dcf31b06b0eaec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b66e06a7123fe76e42e132764b4a69b"><td class="memItemLeft" align="right" valign="top"><a id="ga8b66e06a7123fe76e42e132764b4a69b" name="ga8b66e06a7123fe76e42e132764b4a69b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_CPUSS_SWJ_SWCLK_TCLK</b>&#160;&#160;&#160;(CY_GPIO_DM_PULLDOWN)</td></tr>
<tr class="memdesc:ga8b66e06a7123fe76e42e132764b4a69b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for cpuss_swj_swclk_tclk. <br /></td></tr>
<tr class="separator:ga8b66e06a7123fe76e42e132764b4a69b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ac645a03a58b04107a745d3a711de8d"><td class="memItemLeft" align="right" valign="top"><a id="ga8ac645a03a58b04107a745d3a711de8d" name="ga8ac645a03a58b04107a745d3a711de8d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_CPUSS_SWJ_SWDIO_TMS</b>&#160;&#160;&#160;(CY_GPIO_DM_PULLUP)</td></tr>
<tr class="memdesc:ga8ac645a03a58b04107a745d3a711de8d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for cpuss_swj_swdio_tms. <br /></td></tr>
<tr class="separator:ga8ac645a03a58b04107a745d3a711de8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad019c0b133fdf6f7dc5dae836cfe8f5c"><td class="memItemLeft" align="right" valign="top"><a id="gad019c0b133fdf6f7dc5dae836cfe8f5c" name="gad019c0b133fdf6f7dc5dae836cfe8f5c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_CPUSS_SWJ_SWDOE_TDI</b>&#160;&#160;&#160;(CY_GPIO_DM_PULLUP)</td></tr>
<tr class="memdesc:gad019c0b133fdf6f7dc5dae836cfe8f5c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for cpuss_swj_swdoe_tdi. <br /></td></tr>
<tr class="separator:gad019c0b133fdf6f7dc5dae836cfe8f5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd74ce587fa555c8650a802012fcbc95"><td class="memItemLeft" align="right" valign="top"><a id="gadd74ce587fa555c8650a802012fcbc95" name="gadd74ce587fa555c8650a802012fcbc95"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_CPUSS_SWJ_SWO_TDO</b>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:gadd74ce587fa555c8650a802012fcbc95"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for cpuss_swj_swo_tdo. <br /></td></tr>
<tr class="separator:gadd74ce587fa555c8650a802012fcbc95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga705128944c5d2488548532596b9add12"><td class="memItemLeft" align="right" valign="top"><a id="ga705128944c5d2488548532596b9add12" name="ga705128944c5d2488548532596b9add12"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_CPUSS_SWJ_TRSTN</b>&#160;&#160;&#160;(CY_GPIO_DM_PULLUP)</td></tr>
<tr class="memdesc:ga705128944c5d2488548532596b9add12"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for cpuss_swj_trstn. <br /></td></tr>
<tr class="separator:ga705128944c5d2488548532596b9add12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05e76b82d7531ae0d9b403c8b9382db6"><td class="memItemLeft" align="right" valign="top"><a id="ga05e76b82d7531ae0d9b403c8b9382db6" name="ga05e76b82d7531ae0d9b403c8b9382db6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_CPUSS_TRACE_CLOCK</b>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:ga05e76b82d7531ae0d9b403c8b9382db6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for cpuss_trace_clock. <br /></td></tr>
<tr class="separator:ga05e76b82d7531ae0d9b403c8b9382db6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ba1c6630f89a2fed5771a88c5baf5d4"><td class="memItemLeft" align="right" valign="top"><a id="ga6ba1c6630f89a2fed5771a88c5baf5d4" name="ga6ba1c6630f89a2fed5771a88c5baf5d4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_CPUSS_TRACE_DATA</b>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:ga6ba1c6630f89a2fed5771a88c5baf5d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for cpuss_trace_data. <br /></td></tr>
<tr class="separator:ga6ba1c6630f89a2fed5771a88c5baf5d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6092a1d14e3d4772c954cba1b4dffe3a"><td class="memItemLeft" align="right" valign="top"><a id="ga6092a1d14e3d4772c954cba1b4dffe3a" name="ga6092a1d14e3d4772c954cba1b4dffe3a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_CXPI_CXPI_EN</b>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:ga6092a1d14e3d4772c954cba1b4dffe3a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for cxpi_cxpi_en. <br /></td></tr>
<tr class="separator:ga6092a1d14e3d4772c954cba1b4dffe3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3928702e9b21d1b7133868d3de44edd9"><td class="memItemLeft" align="right" valign="top"><a id="ga3928702e9b21d1b7133868d3de44edd9" name="ga3928702e9b21d1b7133868d3de44edd9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_CXPI_CXPI_RX</b>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:ga3928702e9b21d1b7133868d3de44edd9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for cxpi_cxpi_rx. <br /></td></tr>
<tr class="separator:ga3928702e9b21d1b7133868d3de44edd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6574ec5fc2fa161a125cd3d1861c8aa"><td class="memItemLeft" align="right" valign="top"><a id="gaf6574ec5fc2fa161a125cd3d1861c8aa" name="gaf6574ec5fc2fa161a125cd3d1861c8aa"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_CXPI_CXPI_TX</b>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:gaf6574ec5fc2fa161a125cd3d1861c8aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for cxpi_cxpi_tx. <br /></td></tr>
<tr class="separator:gaf6574ec5fc2fa161a125cd3d1861c8aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff87317f650292aac66c1ce11bd64b07"><td class="memItemLeft" align="right" valign="top"><a id="gaff87317f650292aac66c1ce11bd64b07" name="gaff87317f650292aac66c1ce11bd64b07"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_LIN_LIN_EN</b>&#160;&#160;&#160;(CY_GPIO_DM_HIGHZ)</td></tr>
<tr class="memdesc:gaff87317f650292aac66c1ce11bd64b07"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for lin_lin_en. <br /></td></tr>
<tr class="separator:gaff87317f650292aac66c1ce11bd64b07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga103ec4f23580d558657ed6b57cde5789"><td class="memItemLeft" align="right" valign="top"><a id="ga103ec4f23580d558657ed6b57cde5789" name="ga103ec4f23580d558657ed6b57cde5789"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_LIN_LIN_RX</b>&#160;&#160;&#160;(CY_GPIO_DM_HIGHZ)</td></tr>
<tr class="memdesc:ga103ec4f23580d558657ed6b57cde5789"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for lin_lin_rx. <br /></td></tr>
<tr class="separator:ga103ec4f23580d558657ed6b57cde5789"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8f95e20bf8c7e699bccaab260a615cd"><td class="memItemLeft" align="right" valign="top"><a id="gaf8f95e20bf8c7e699bccaab260a615cd" name="gaf8f95e20bf8c7e699bccaab260a615cd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_LIN_LIN_TX</b>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:gaf8f95e20bf8c7e699bccaab260a615cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for lin_lin_tx. <br /></td></tr>
<tr class="separator:gaf8f95e20bf8c7e699bccaab260a615cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94b975c961309d278169b4912fe28ef0"><td class="memItemLeft" align="right" valign="top"><a id="ga94b975c961309d278169b4912fe28ef0" name="ga94b975c961309d278169b4912fe28ef0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_PASS_SAR_EXT_MUX_EN</b>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:ga94b975c961309d278169b4912fe28ef0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for pass_sar_ext_mux_en. <br /></td></tr>
<tr class="separator:ga94b975c961309d278169b4912fe28ef0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9f68834cb7c93d12843f539f61e07cc"><td class="memItemLeft" align="right" valign="top"><a id="gad9f68834cb7c93d12843f539f61e07cc" name="gad9f68834cb7c93d12843f539f61e07cc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_PASS_SAR_EXT_MUX_SEL</b>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:gad9f68834cb7c93d12843f539f61e07cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for pass_sar_ext_mux_sel. <br /></td></tr>
<tr class="separator:gad9f68834cb7c93d12843f539f61e07cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4a0b9678341c62534d22b954a825e8a"><td class="memItemLeft" align="right" valign="top"><a id="gaa4a0b9678341c62534d22b954a825e8a" name="gaa4a0b9678341c62534d22b954a825e8a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_PASS_SARMUX_PADS</b>&#160;&#160;&#160;(CY_GPIO_DM_ANALOG)</td></tr>
<tr class="memdesc:gaa4a0b9678341c62534d22b954a825e8a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for pass_sarmux_pads. <br /></td></tr>
<tr class="separator:gaa4a0b9678341c62534d22b954a825e8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02bf919af595cef48bee3cd806aa34d2"><td class="memItemLeft" align="right" valign="top"><a id="ga02bf919af595cef48bee3cd806aa34d2" name="ga02bf919af595cef48bee3cd806aa34d2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_PERI_TR_IO_INPUT</b>&#160;&#160;&#160;(CY_GPIO_DM_HIGHZ)</td></tr>
<tr class="memdesc:ga02bf919af595cef48bee3cd806aa34d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for peri_tr_io_input. <br /></td></tr>
<tr class="separator:ga02bf919af595cef48bee3cd806aa34d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga398974f343b22b299471dc52c29a1c37"><td class="memItemLeft" align="right" valign="top"><a id="ga398974f343b22b299471dc52c29a1c37" name="ga398974f343b22b299471dc52c29a1c37"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_PERI_TR_IO_OUTPUT</b>&#160;&#160;&#160;(CY_GPIO_DM_HIGHZ)</td></tr>
<tr class="memdesc:ga398974f343b22b299471dc52c29a1c37"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for peri_tr_io_output. <br /></td></tr>
<tr class="separator:ga398974f343b22b299471dc52c29a1c37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa02073e8f6e8a250aeb851a5976eb92c"><td class="memItemLeft" align="right" valign="top"><a id="gaa02073e8f6e8a250aeb851a5976eb92c" name="gaa02073e8f6e8a250aeb851a5976eb92c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_SCB_I2C_SCL</b>&#160;&#160;&#160;(CY_GPIO_DM_OD_DRIVESLOW)</td></tr>
<tr class="memdesc:gaa02073e8f6e8a250aeb851a5976eb92c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_i2c_scl. <br /></td></tr>
<tr class="separator:gaa02073e8f6e8a250aeb851a5976eb92c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf36de7401e064efcc2b803c835bbd94f"><td class="memItemLeft" align="right" valign="top"><a id="gaf36de7401e064efcc2b803c835bbd94f" name="gaf36de7401e064efcc2b803c835bbd94f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_SCB_I2C_SDA</b>&#160;&#160;&#160;(CY_GPIO_DM_OD_DRIVESLOW)</td></tr>
<tr class="memdesc:gaf36de7401e064efcc2b803c835bbd94f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_i2c_sda. <br /></td></tr>
<tr class="separator:gaf36de7401e064efcc2b803c835bbd94f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa74b19db04790a5988f287e7b343f599"><td class="memItemLeft" align="right" valign="top"><a id="gaa74b19db04790a5988f287e7b343f599" name="gaa74b19db04790a5988f287e7b343f599"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_SCB_SPI_M_CLK</b>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:gaa74b19db04790a5988f287e7b343f599"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_spi_m_clk. <br /></td></tr>
<tr class="separator:gaa74b19db04790a5988f287e7b343f599"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd51be129e3d547477caa66ba0c6bf66"><td class="memItemLeft" align="right" valign="top"><a id="gafd51be129e3d547477caa66ba0c6bf66" name="gafd51be129e3d547477caa66ba0c6bf66"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_SCB_SPI_M_MISO</b>&#160;&#160;&#160;(CY_GPIO_DM_HIGHZ)</td></tr>
<tr class="memdesc:gafd51be129e3d547477caa66ba0c6bf66"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_spi_m_miso. <br /></td></tr>
<tr class="separator:gafd51be129e3d547477caa66ba0c6bf66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55ca1d04c27a976fa5941c416473b20b"><td class="memItemLeft" align="right" valign="top"><a id="ga55ca1d04c27a976fa5941c416473b20b" name="ga55ca1d04c27a976fa5941c416473b20b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_SCB_SPI_M_MOSI</b>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:ga55ca1d04c27a976fa5941c416473b20b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_spi_m_mosi. <br /></td></tr>
<tr class="separator:ga55ca1d04c27a976fa5941c416473b20b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86eeebaf595ecbf4d449c74122dd8b42"><td class="memItemLeft" align="right" valign="top"><a id="ga86eeebaf595ecbf4d449c74122dd8b42" name="ga86eeebaf595ecbf4d449c74122dd8b42"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_SCB_SPI_M_SELECT0</b>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:ga86eeebaf595ecbf4d449c74122dd8b42"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_spi_m_select0. <br /></td></tr>
<tr class="separator:ga86eeebaf595ecbf4d449c74122dd8b42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga318ce843790a53d67e48f4a313f816c1"><td class="memItemLeft" align="right" valign="top"><a id="ga318ce843790a53d67e48f4a313f816c1" name="ga318ce843790a53d67e48f4a313f816c1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_SCB_SPI_M_SELECT1</b>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:ga318ce843790a53d67e48f4a313f816c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_spi_m_select1. <br /></td></tr>
<tr class="separator:ga318ce843790a53d67e48f4a313f816c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga803b92e83981ec41e43631ef1053d394"><td class="memItemLeft" align="right" valign="top"><a id="ga803b92e83981ec41e43631ef1053d394" name="ga803b92e83981ec41e43631ef1053d394"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_SCB_SPI_M_SELECT2</b>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:ga803b92e83981ec41e43631ef1053d394"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_spi_m_select2. <br /></td></tr>
<tr class="separator:ga803b92e83981ec41e43631ef1053d394"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f1267e1d5dcd2bb8ef2cc7fbf4af828"><td class="memItemLeft" align="right" valign="top"><a id="ga9f1267e1d5dcd2bb8ef2cc7fbf4af828" name="ga9f1267e1d5dcd2bb8ef2cc7fbf4af828"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_SCB_SPI_M_SELECT3</b>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:ga9f1267e1d5dcd2bb8ef2cc7fbf4af828"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_spi_m_select3. <br /></td></tr>
<tr class="separator:ga9f1267e1d5dcd2bb8ef2cc7fbf4af828"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4063871044d7a566b58b5b0955b56d55"><td class="memItemLeft" align="right" valign="top"><a id="ga4063871044d7a566b58b5b0955b56d55" name="ga4063871044d7a566b58b5b0955b56d55"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_SCB_SPI_S_CLK</b>&#160;&#160;&#160;(CY_GPIO_DM_HIGHZ)</td></tr>
<tr class="memdesc:ga4063871044d7a566b58b5b0955b56d55"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_spi_s_clk. <br /></td></tr>
<tr class="separator:ga4063871044d7a566b58b5b0955b56d55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b6f3b9a4229f16e16191644d7a021ec"><td class="memItemLeft" align="right" valign="top"><a id="ga2b6f3b9a4229f16e16191644d7a021ec" name="ga2b6f3b9a4229f16e16191644d7a021ec"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_SCB_SPI_S_MISO</b>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:ga2b6f3b9a4229f16e16191644d7a021ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_spi_s_miso. <br /></td></tr>
<tr class="separator:ga2b6f3b9a4229f16e16191644d7a021ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8e3a1c1ca5ed736ce59dbf11547e6ce"><td class="memItemLeft" align="right" valign="top"><a id="gac8e3a1c1ca5ed736ce59dbf11547e6ce" name="gac8e3a1c1ca5ed736ce59dbf11547e6ce"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_SCB_SPI_S_MOSI</b>&#160;&#160;&#160;(CY_GPIO_DM_HIGHZ)</td></tr>
<tr class="memdesc:gac8e3a1c1ca5ed736ce59dbf11547e6ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_spi_s_mosi. <br /></td></tr>
<tr class="separator:gac8e3a1c1ca5ed736ce59dbf11547e6ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9574bec687f52f612c85880c0285787c"><td class="memItemLeft" align="right" valign="top"><a id="ga9574bec687f52f612c85880c0285787c" name="ga9574bec687f52f612c85880c0285787c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_SCB_SPI_S_SELECT0</b>&#160;&#160;&#160;(CY_GPIO_DM_HIGHZ)</td></tr>
<tr class="memdesc:ga9574bec687f52f612c85880c0285787c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_spi_s_select0. <br /></td></tr>
<tr class="separator:ga9574bec687f52f612c85880c0285787c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2b36390a895539ae18d8e5a661642ef"><td class="memItemLeft" align="right" valign="top"><a id="gaf2b36390a895539ae18d8e5a661642ef" name="gaf2b36390a895539ae18d8e5a661642ef"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_SCB_SPI_S_SELECT1</b>&#160;&#160;&#160;(CY_GPIO_DM_HIGHZ)</td></tr>
<tr class="memdesc:gaf2b36390a895539ae18d8e5a661642ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_spi_s_select1. <br /></td></tr>
<tr class="separator:gaf2b36390a895539ae18d8e5a661642ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6f130fdc79bade0b25b31d39bab151c"><td class="memItemLeft" align="right" valign="top"><a id="gae6f130fdc79bade0b25b31d39bab151c" name="gae6f130fdc79bade0b25b31d39bab151c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_SCB_SPI_S_SELECT2</b>&#160;&#160;&#160;(CY_GPIO_DM_HIGHZ)</td></tr>
<tr class="memdesc:gae6f130fdc79bade0b25b31d39bab151c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_spi_s_select2. <br /></td></tr>
<tr class="separator:gae6f130fdc79bade0b25b31d39bab151c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf69720f4b9406d51715cf1b7b3a085b"><td class="memItemLeft" align="right" valign="top"><a id="gadf69720f4b9406d51715cf1b7b3a085b" name="gadf69720f4b9406d51715cf1b7b3a085b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_SCB_SPI_S_SELECT3</b>&#160;&#160;&#160;(CY_GPIO_DM_HIGHZ)</td></tr>
<tr class="memdesc:gadf69720f4b9406d51715cf1b7b3a085b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_spi_s_select3. <br /></td></tr>
<tr class="separator:gadf69720f4b9406d51715cf1b7b3a085b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25dd33bcc5f3fba5b23fb4d5d056e476"><td class="memItemLeft" align="right" valign="top"><a id="ga25dd33bcc5f3fba5b23fb4d5d056e476" name="ga25dd33bcc5f3fba5b23fb4d5d056e476"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_SCB_UART_CTS</b>&#160;&#160;&#160;(CY_GPIO_DM_HIGHZ)</td></tr>
<tr class="memdesc:ga25dd33bcc5f3fba5b23fb4d5d056e476"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_uart_cts. <br /></td></tr>
<tr class="separator:ga25dd33bcc5f3fba5b23fb4d5d056e476"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bfa51d83fd3fd131ff45de5d68c5c9e"><td class="memItemLeft" align="right" valign="top"><a id="ga9bfa51d83fd3fd131ff45de5d68c5c9e" name="ga9bfa51d83fd3fd131ff45de5d68c5c9e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_SCB_UART_RTS</b>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:ga9bfa51d83fd3fd131ff45de5d68c5c9e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_uart_rts. <br /></td></tr>
<tr class="separator:ga9bfa51d83fd3fd131ff45de5d68c5c9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54e48d58c2a0ca7b205fa0868a41844c"><td class="memItemLeft" align="right" valign="top"><a id="ga54e48d58c2a0ca7b205fa0868a41844c" name="ga54e48d58c2a0ca7b205fa0868a41844c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_SCB_UART_RX</b>&#160;&#160;&#160;(CY_GPIO_DM_HIGHZ)</td></tr>
<tr class="memdesc:ga54e48d58c2a0ca7b205fa0868a41844c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_uart_rx. <br /></td></tr>
<tr class="separator:ga54e48d58c2a0ca7b205fa0868a41844c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90d6cd790e46fac220149ced8a6cf67d"><td class="memItemLeft" align="right" valign="top"><a id="ga90d6cd790e46fac220149ced8a6cf67d" name="ga90d6cd790e46fac220149ced8a6cf67d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_SCB_UART_TX</b>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:ga90d6cd790e46fac220149ced8a6cf67d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_uart_tx. <br /></td></tr>
<tr class="separator:ga90d6cd790e46fac220149ced8a6cf67d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae412e083c2cc451e231e97921df65207"><td class="memItemLeft" align="right" valign="top"><a id="gae412e083c2cc451e231e97921df65207" name="gae412e083c2cc451e231e97921df65207"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_TCPWM_LINE</b>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:gae412e083c2cc451e231e97921df65207"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for tcpwm_line. <br /></td></tr>
<tr class="separator:gae412e083c2cc451e231e97921df65207"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26f39d579dedec1f490b827cda147add"><td class="memItemLeft" align="right" valign="top"><a id="ga26f39d579dedec1f490b827cda147add" name="ga26f39d579dedec1f490b827cda147add"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_TCPWM_LINE_COMPL</b>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:ga26f39d579dedec1f490b827cda147add"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for tcpwm_line_compl. <br /></td></tr>
<tr class="separator:ga26f39d579dedec1f490b827cda147add"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad14576af93681ee9a89540399cfedd9c"><td class="memItemLeft" align="right" valign="top"><a id="gad14576af93681ee9a89540399cfedd9c" name="gad14576af93681ee9a89540399cfedd9c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_TCPWM_TR_ONE_CNT_IN</b>&#160;&#160;&#160;(CY_GPIO_DM_HIGHZ)</td></tr>
<tr class="memdesc:gad14576af93681ee9a89540399cfedd9c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for tcpwm_tr_one_cnt_in. <br /></td></tr>
<tr class="separator:gad14576af93681ee9a89540399cfedd9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="typedef-members" name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga966fe6476bb67d67b3c0187b1abe764d"><td class="memItemLeft" align="right" valign="top"><a id="ga966fe6476bb67d67b3c0187b1abe764d" name="ga966fe6476bb67d67b3c0187b1abe764d"></a>
typedef <a class="el" href="group__group__hal__impl__pin__package__tviibe2m__100__lqfp.html#ga8e4b2f48d501b1c79424df1a7180b384">cyhal_gpio_tviibe2m_100_lqfp_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_gpio_t</b></td></tr>
<tr class="memdesc:ga966fe6476bb67d67b3c0187b1abe764d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Create generic name for the series/package specific type. <br /></td></tr>
<tr class="separator:ga966fe6476bb67d67b3c0187b1abe764d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="enum-members" name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:ga8e4b2f48d501b1c79424df1a7180b384"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__tviibe2m__100__lqfp.html#ga8e4b2f48d501b1c79424df1a7180b384">cyhal_gpio_tviibe2m_100_lqfp_t</a> { <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__tviibe2m__100__lqfp.html#gga8e4b2f48d501b1c79424df1a7180b384a3dbd1016ea99d087d747530418b89a01">NC</a> = 0xFF
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__tviibe2m__100__lqfp.html#gga8e4b2f48d501b1c79424df1a7180b384a23d505c049c81443b12e53d5b00b1be9">P0_0</a> = CYHAL_GET_GPIO(CYHAL_PORT_0, 0)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__tviibe2m__100__lqfp.html#gga8e4b2f48d501b1c79424df1a7180b384a8c239764fe5c947cad341b176d49eb73">P0_1</a> = CYHAL_GET_GPIO(CYHAL_PORT_0, 1)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__tviibe2m__100__lqfp.html#gga8e4b2f48d501b1c79424df1a7180b384a950df72443b521531bc3be8f4058fd85">P0_2</a> = CYHAL_GET_GPIO(CYHAL_PORT_0, 2)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__tviibe2m__100__lqfp.html#gga8e4b2f48d501b1c79424df1a7180b384a7dd012609401076ec68c99a41fcf12bc">P0_3</a> = CYHAL_GET_GPIO(CYHAL_PORT_0, 3)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__tviibe2m__100__lqfp.html#gga8e4b2f48d501b1c79424df1a7180b384aeeaaeb6232b5bd27b3d18c1699737e31">P2_0</a> = CYHAL_GET_GPIO(CYHAL_PORT_2, 0)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__tviibe2m__100__lqfp.html#gga8e4b2f48d501b1c79424df1a7180b384a33daef487e90b1d8ee897624249d060e">P2_1</a> = CYHAL_GET_GPIO(CYHAL_PORT_2, 1)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__tviibe2m__100__lqfp.html#gga8e4b2f48d501b1c79424df1a7180b384a10b4a9ccdcdec6c07ceedf09708bed1a">P2_2</a> = CYHAL_GET_GPIO(CYHAL_PORT_2, 2)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__tviibe2m__100__lqfp.html#gga8e4b2f48d501b1c79424df1a7180b384ae1949ab941c558f0c66b48e8463bbada">P2_3</a> = CYHAL_GET_GPIO(CYHAL_PORT_2, 3)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__tviibe2m__100__lqfp.html#gga8e4b2f48d501b1c79424df1a7180b384a2a52d7696dc09e50106e86c3c5d17553">P3_0</a> = CYHAL_GET_GPIO(CYHAL_PORT_3, 0)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__tviibe2m__100__lqfp.html#gga8e4b2f48d501b1c79424df1a7180b384aecc7f0ac8642bc54d5263aa885d41908">P3_1</a> = CYHAL_GET_GPIO(CYHAL_PORT_3, 1)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__tviibe2m__100__lqfp.html#gga8e4b2f48d501b1c79424df1a7180b384a702f0443ac82eec7db778039597602de">P5_0</a> = CYHAL_GET_GPIO(CYHAL_PORT_5, 0)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__tviibe2m__100__lqfp.html#gga8e4b2f48d501b1c79424df1a7180b384a6e81efad69a0ea034651af008bd857b9">P5_1</a> = CYHAL_GET_GPIO(CYHAL_PORT_5, 1)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__tviibe2m__100__lqfp.html#gga8e4b2f48d501b1c79424df1a7180b384a48fead26a455d15e627a59f49e735ed6">P5_2</a> = CYHAL_GET_GPIO(CYHAL_PORT_5, 2)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__tviibe2m__100__lqfp.html#gga8e4b2f48d501b1c79424df1a7180b384ac4e840a9752ddcf910485a9ad3bda6c3">P5_3</a> = CYHAL_GET_GPIO(CYHAL_PORT_5, 3)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__tviibe2m__100__lqfp.html#gga8e4b2f48d501b1c79424df1a7180b384a651caedfece9cfdc1054b06bdb19ef5c">P6_0</a> = CYHAL_GET_GPIO(CYHAL_PORT_6, 0)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__tviibe2m__100__lqfp.html#gga8e4b2f48d501b1c79424df1a7180b384a3e0cb355dfc40a09ddbcb3e2a646e186">P6_1</a> = CYHAL_GET_GPIO(CYHAL_PORT_6, 1)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__tviibe2m__100__lqfp.html#gga8e4b2f48d501b1c79424df1a7180b384a314f040c789cfa222f71ac693d4634b3">P6_2</a> = CYHAL_GET_GPIO(CYHAL_PORT_6, 2)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__tviibe2m__100__lqfp.html#gga8e4b2f48d501b1c79424df1a7180b384ab8284593b459e295b454e59c33e16325">P6_3</a> = CYHAL_GET_GPIO(CYHAL_PORT_6, 3)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__tviibe2m__100__lqfp.html#gga8e4b2f48d501b1c79424df1a7180b384a41f81316d62acdf3935225be485ea96a">P6_4</a> = CYHAL_GET_GPIO(CYHAL_PORT_6, 4)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__tviibe2m__100__lqfp.html#gga8e4b2f48d501b1c79424df1a7180b384a03d2dd144727710aa3078b5b2736a9b6">P6_5</a> = CYHAL_GET_GPIO(CYHAL_PORT_6, 5)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__tviibe2m__100__lqfp.html#gga8e4b2f48d501b1c79424df1a7180b384a5501c381b48783a8f77a78093edc1549">P7_0</a> = CYHAL_GET_GPIO(CYHAL_PORT_7, 0)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__tviibe2m__100__lqfp.html#gga8e4b2f48d501b1c79424df1a7180b384a9818bf8780ec2ee3c063663dc227b339">P7_1</a> = CYHAL_GET_GPIO(CYHAL_PORT_7, 1)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__tviibe2m__100__lqfp.html#gga8e4b2f48d501b1c79424df1a7180b384a2b42f6ebe228e231b10f05e2b9516000">P7_2</a> = CYHAL_GET_GPIO(CYHAL_PORT_7, 2)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__tviibe2m__100__lqfp.html#gga8e4b2f48d501b1c79424df1a7180b384a29c9b6fc101ca6d6ac8873965b27b0fa">P7_3</a> = CYHAL_GET_GPIO(CYHAL_PORT_7, 3)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__tviibe2m__100__lqfp.html#gga8e4b2f48d501b1c79424df1a7180b384a454e0bdb032f2516d74385200861d9de">P7_4</a> = CYHAL_GET_GPIO(CYHAL_PORT_7, 4)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__tviibe2m__100__lqfp.html#gga8e4b2f48d501b1c79424df1a7180b384afb35b2a17d84e108de6082476744da35">P7_5</a> = CYHAL_GET_GPIO(CYHAL_PORT_7, 5)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__tviibe2m__100__lqfp.html#gga8e4b2f48d501b1c79424df1a7180b384a21e56d1f2d4d8b0b5e9c64479b91181b">P8_0</a> = CYHAL_GET_GPIO(CYHAL_PORT_8, 0)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__tviibe2m__100__lqfp.html#gga8e4b2f48d501b1c79424df1a7180b384a0db0c6042c3ddaa4549286faf95bed5a">P8_1</a> = CYHAL_GET_GPIO(CYHAL_PORT_8, 1)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__tviibe2m__100__lqfp.html#gga8e4b2f48d501b1c79424df1a7180b384a2f03e90ec98878f7c0550e1271d88c72">P8_2</a> = CYHAL_GET_GPIO(CYHAL_PORT_8, 2)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__tviibe2m__100__lqfp.html#gga8e4b2f48d501b1c79424df1a7180b384ad8a1b111713dd51ed2e6984af7a100ad">P11_0</a> = CYHAL_GET_GPIO(CYHAL_PORT_11, 0)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__tviibe2m__100__lqfp.html#gga8e4b2f48d501b1c79424df1a7180b384ae523468e21f17d454671c2b300892915">P11_1</a> = CYHAL_GET_GPIO(CYHAL_PORT_11, 1)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__tviibe2m__100__lqfp.html#gga8e4b2f48d501b1c79424df1a7180b384a5fe34b6d232f4550a7eb7fe679df2ef6">P11_2</a> = CYHAL_GET_GPIO(CYHAL_PORT_11, 2)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__tviibe2m__100__lqfp.html#gga8e4b2f48d501b1c79424df1a7180b384aaf16470ca94fc271c6dfa85b686461e3">P12_0</a> = CYHAL_GET_GPIO(CYHAL_PORT_12, 0)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__tviibe2m__100__lqfp.html#gga8e4b2f48d501b1c79424df1a7180b384ac6e8154eb8e09e91c630cd181399a0b9">P12_1</a> = CYHAL_GET_GPIO(CYHAL_PORT_12, 1)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__tviibe2m__100__lqfp.html#gga8e4b2f48d501b1c79424df1a7180b384a5c93a2d7f5424cf1eee7502c99e4a070">P12_2</a> = CYHAL_GET_GPIO(CYHAL_PORT_12, 2)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__tviibe2m__100__lqfp.html#gga8e4b2f48d501b1c79424df1a7180b384afc22b2a382750a464f1ff8d9b195e94f">P12_3</a> = CYHAL_GET_GPIO(CYHAL_PORT_12, 3)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__tviibe2m__100__lqfp.html#gga8e4b2f48d501b1c79424df1a7180b384acc2bc0ae6122c8a701dfef8a33ab6e08">P12_4</a> = CYHAL_GET_GPIO(CYHAL_PORT_12, 4)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__tviibe2m__100__lqfp.html#gga8e4b2f48d501b1c79424df1a7180b384a3e5cbec8950dbbdf6b28c2edf8b5de30">P13_0</a> = CYHAL_GET_GPIO(CYHAL_PORT_13, 0)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__tviibe2m__100__lqfp.html#gga8e4b2f48d501b1c79424df1a7180b384a7d9c8584fafbb18ba97cb26bcfde01dc">P13_1</a> = CYHAL_GET_GPIO(CYHAL_PORT_13, 1)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__tviibe2m__100__lqfp.html#gga8e4b2f48d501b1c79424df1a7180b384a170bca545242a6e5f76768d89d06536f">P13_2</a> = CYHAL_GET_GPIO(CYHAL_PORT_13, 2)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__tviibe2m__100__lqfp.html#gga8e4b2f48d501b1c79424df1a7180b384a584dd447670d12b4d08914d5c8ecc16e">P13_3</a> = CYHAL_GET_GPIO(CYHAL_PORT_13, 3)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__tviibe2m__100__lqfp.html#gga8e4b2f48d501b1c79424df1a7180b384aee259272ed1614f38073c06925869b59">P13_4</a> = CYHAL_GET_GPIO(CYHAL_PORT_13, 4)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__tviibe2m__100__lqfp.html#gga8e4b2f48d501b1c79424df1a7180b384ae670c5804759a301baa9db966214d2c2">P13_5</a> = CYHAL_GET_GPIO(CYHAL_PORT_13, 5)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__tviibe2m__100__lqfp.html#gga8e4b2f48d501b1c79424df1a7180b384a23caba03df025df5b87712d5563a2b7c">P13_6</a> = CYHAL_GET_GPIO(CYHAL_PORT_13, 6)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__tviibe2m__100__lqfp.html#gga8e4b2f48d501b1c79424df1a7180b384a882beb570a6c2637a06e571d24fb533b">P13_7</a> = CYHAL_GET_GPIO(CYHAL_PORT_13, 7)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__tviibe2m__100__lqfp.html#gga8e4b2f48d501b1c79424df1a7180b384a364d50a4e0e287628956fcedafd2cd14">P14_0</a> = CYHAL_GET_GPIO(CYHAL_PORT_14, 0)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__tviibe2m__100__lqfp.html#gga8e4b2f48d501b1c79424df1a7180b384a98d3818de8eed4e56eaa87bef3dcd8db">P14_1</a> = CYHAL_GET_GPIO(CYHAL_PORT_14, 1)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__tviibe2m__100__lqfp.html#gga8e4b2f48d501b1c79424df1a7180b384ac93e73a420441e5ace8e41af5d6f3ca2">P14_2</a> = CYHAL_GET_GPIO(CYHAL_PORT_14, 2)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__tviibe2m__100__lqfp.html#gga8e4b2f48d501b1c79424df1a7180b384a495d30ec61ef98a9654530bd05ef8fad">P14_3</a> = CYHAL_GET_GPIO(CYHAL_PORT_14, 3)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__tviibe2m__100__lqfp.html#gga8e4b2f48d501b1c79424df1a7180b384a5b1ef2ef829ff672ed9f15aceb1e36e6">P17_0</a> = CYHAL_GET_GPIO(CYHAL_PORT_17, 0)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__tviibe2m__100__lqfp.html#gga8e4b2f48d501b1c79424df1a7180b384aa82d773aeda014e6c8c0704b113f83f6">P17_1</a> = CYHAL_GET_GPIO(CYHAL_PORT_17, 1)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__tviibe2m__100__lqfp.html#gga8e4b2f48d501b1c79424df1a7180b384ab9873863a0165398d64b9a7511679d99">P17_2</a> = CYHAL_GET_GPIO(CYHAL_PORT_17, 2)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__tviibe2m__100__lqfp.html#gga8e4b2f48d501b1c79424df1a7180b384a68646e89c96e2bf59b3e1584f4d29a80">P18_0</a> = CYHAL_GET_GPIO(CYHAL_PORT_18, 0)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__tviibe2m__100__lqfp.html#gga8e4b2f48d501b1c79424df1a7180b384a641f22bd2369a8ac07e4e6c145d4218c">P18_1</a> = CYHAL_GET_GPIO(CYHAL_PORT_18, 1)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__tviibe2m__100__lqfp.html#gga8e4b2f48d501b1c79424df1a7180b384afa4ba77248458b7cf00cf7a71d4408c8">P18_2</a> = CYHAL_GET_GPIO(CYHAL_PORT_18, 2)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__tviibe2m__100__lqfp.html#gga8e4b2f48d501b1c79424df1a7180b384a5c31e2682e11a68d952c9844b70df3a7">P18_3</a> = CYHAL_GET_GPIO(CYHAL_PORT_18, 3)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__tviibe2m__100__lqfp.html#gga8e4b2f48d501b1c79424df1a7180b384acb6f2fa215c2c77ef2dd718311d0d1bc">P18_4</a> = CYHAL_GET_GPIO(CYHAL_PORT_18, 4)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__tviibe2m__100__lqfp.html#gga8e4b2f48d501b1c79424df1a7180b384a85edf49dfa99d41fe6209082476c16be">P18_5</a> = CYHAL_GET_GPIO(CYHAL_PORT_18, 5)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__tviibe2m__100__lqfp.html#gga8e4b2f48d501b1c79424df1a7180b384ae2daf3c4178e1f941bc03da9682661be">P18_6</a> = CYHAL_GET_GPIO(CYHAL_PORT_18, 6)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__tviibe2m__100__lqfp.html#gga8e4b2f48d501b1c79424df1a7180b384a25a187e72983849bdc21585fec03b80d">P18_7</a> = CYHAL_GET_GPIO(CYHAL_PORT_18, 7)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__tviibe2m__100__lqfp.html#gga8e4b2f48d501b1c79424df1a7180b384af61e819594c8a39c41a183a5cc4fda10">P19_0</a> = CYHAL_GET_GPIO(CYHAL_PORT_19, 0)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__tviibe2m__100__lqfp.html#gga8e4b2f48d501b1c79424df1a7180b384afd56ffcfa788a4abc6b289d3e0ffbd37">P19_1</a> = CYHAL_GET_GPIO(CYHAL_PORT_19, 1)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__tviibe2m__100__lqfp.html#gga8e4b2f48d501b1c79424df1a7180b384ad13cc796fe40346a3d9c4842e57b2afd">P19_2</a> = CYHAL_GET_GPIO(CYHAL_PORT_19, 2)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__tviibe2m__100__lqfp.html#gga8e4b2f48d501b1c79424df1a7180b384a26652bc387b9c3e7145ada15077da498">P19_3</a> = CYHAL_GET_GPIO(CYHAL_PORT_19, 3)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__tviibe2m__100__lqfp.html#gga8e4b2f48d501b1c79424df1a7180b384a48550d4f589e585a989319c1f9494e4c">P21_0</a> = CYHAL_GET_GPIO(CYHAL_PORT_21, 0)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__tviibe2m__100__lqfp.html#gga8e4b2f48d501b1c79424df1a7180b384ad1f7de653b3077ff6378edfd2153b9ef">P21_1</a> = CYHAL_GET_GPIO(CYHAL_PORT_21, 1)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__tviibe2m__100__lqfp.html#gga8e4b2f48d501b1c79424df1a7180b384a848b44378a656b21ab50480faf883583">P21_2</a> = CYHAL_GET_GPIO(CYHAL_PORT_21, 2)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__tviibe2m__100__lqfp.html#gga8e4b2f48d501b1c79424df1a7180b384ae7ae8c56bfa3a4337f48c352efb356b8">P21_3</a> = CYHAL_GET_GPIO(CYHAL_PORT_21, 3)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__tviibe2m__100__lqfp.html#gga8e4b2f48d501b1c79424df1a7180b384aeedebd3489838bf44c63c8c52682b1b1">P21_5</a> = CYHAL_GET_GPIO(CYHAL_PORT_21, 5)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__tviibe2m__100__lqfp.html#gga8e4b2f48d501b1c79424df1a7180b384a8799b19bae738f4351ba84d4aaf85d62">P22_0</a> = CYHAL_GET_GPIO(CYHAL_PORT_22, 0)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__tviibe2m__100__lqfp.html#gga8e4b2f48d501b1c79424df1a7180b384a46843f3650942629bade64abd33fd4b4">P22_1</a> = CYHAL_GET_GPIO(CYHAL_PORT_22, 1)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__tviibe2m__100__lqfp.html#gga8e4b2f48d501b1c79424df1a7180b384a92b3993876d460b0663208783565a485">P22_2</a> = CYHAL_GET_GPIO(CYHAL_PORT_22, 2)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__tviibe2m__100__lqfp.html#gga8e4b2f48d501b1c79424df1a7180b384adf638bf10a7224059a4c26ae65321700">P22_3</a> = CYHAL_GET_GPIO(CYHAL_PORT_22, 3)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__tviibe2m__100__lqfp.html#gga8e4b2f48d501b1c79424df1a7180b384ae9f49b437f361fb50c8682ecd5d48eac">P23_3</a> = CYHAL_GET_GPIO(CYHAL_PORT_23, 3)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__tviibe2m__100__lqfp.html#gga8e4b2f48d501b1c79424df1a7180b384af5c7cb5f83826932742ee1f8a6c226af">P23_4</a> = CYHAL_GET_GPIO(CYHAL_PORT_23, 4)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__tviibe2m__100__lqfp.html#gga8e4b2f48d501b1c79424df1a7180b384a71c1b2bead45c60421729cd09277c830">P23_5</a> = CYHAL_GET_GPIO(CYHAL_PORT_23, 5)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__tviibe2m__100__lqfp.html#gga8e4b2f48d501b1c79424df1a7180b384ad57d1dc3534accb6f5821816c5432a97">P23_6</a> = CYHAL_GET_GPIO(CYHAL_PORT_23, 6)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__tviibe2m__100__lqfp.html#gga8e4b2f48d501b1c79424df1a7180b384aff09d95d8c422a3f260a4addeb7a42b5">P23_7</a> = CYHAL_GET_GPIO(CYHAL_PORT_23, 7)
<br />
 }</td></tr>
<tr class="memdesc:ga8e4b2f48d501b1c79424df1a7180b384"><td class="mdescLeft">&#160;</td><td class="mdescRight">Definitions for all of the pins that are bonded out on in the 100-LQFP package for the TVIIBE2M series.  <a href="group__group__hal__impl__pin__package__tviibe2m__100__lqfp.html#ga8e4b2f48d501b1c79424df1a7180b384">More...</a><br /></td></tr>
<tr class="separator:ga8e4b2f48d501b1c79424df1a7180b384"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="var-members" name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:ga30c7dda40afc7a37b6bfa49e5dcd5b72"><td class="memItemLeft" align="right" valign="top"><a id="ga30c7dda40afc7a37b6bfa49e5dcd5b72" name="ga30c7dda40afc7a37b6bfa49e5dcd5b72"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_canfd_ttcan_rx</b> [11]</td></tr>
<tr class="memdesc:ga30c7dda40afc7a37b6bfa49e5dcd5b72"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the canfd_ttcan_rx signal. <br /></td></tr>
<tr class="separator:ga30c7dda40afc7a37b6bfa49e5dcd5b72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1463414dd6fe9cd33edb53538800bd13"><td class="memItemLeft" align="right" valign="top"><a id="ga1463414dd6fe9cd33edb53538800bd13" name="ga1463414dd6fe9cd33edb53538800bd13"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_canfd_ttcan_tx</b> [11]</td></tr>
<tr class="memdesc:ga1463414dd6fe9cd33edb53538800bd13"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the canfd_ttcan_tx signal. <br /></td></tr>
<tr class="separator:ga1463414dd6fe9cd33edb53538800bd13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac9dae56b5d90186a5109aead7259c2b"><td class="memItemLeft" align="right" valign="top"><a id="gaac9dae56b5d90186a5109aead7259c2b" name="gaac9dae56b5d90186a5109aead7259c2b"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_cpuss_cal_sup_nz</b> [2]</td></tr>
<tr class="memdesc:gaac9dae56b5d90186a5109aead7259c2b"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the cpuss_cal_sup_nz signal. <br /></td></tr>
<tr class="separator:gaac9dae56b5d90186a5109aead7259c2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec325a7be768ac96ff1dfecfdbce5e59"><td class="memItemLeft" align="right" valign="top"><a id="gaec325a7be768ac96ff1dfecfdbce5e59" name="gaec325a7be768ac96ff1dfecfdbce5e59"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_cpuss_clk_fm_pump</b> [1]</td></tr>
<tr class="memdesc:gaec325a7be768ac96ff1dfecfdbce5e59"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the cpuss_clk_fm_pump signal. <br /></td></tr>
<tr class="separator:gaec325a7be768ac96ff1dfecfdbce5e59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab655aee926c00c8cc45ea2672f0c5d97"><td class="memItemLeft" align="right" valign="top"><a id="gab655aee926c00c8cc45ea2672f0c5d97" name="gab655aee926c00c8cc45ea2672f0c5d97"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_cpuss_fault_out</b> [5]</td></tr>
<tr class="memdesc:gab655aee926c00c8cc45ea2672f0c5d97"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the cpuss_fault_out signal. <br /></td></tr>
<tr class="separator:gab655aee926c00c8cc45ea2672f0c5d97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a3014b4578def49733175d7e7dbec9e"><td class="memItemLeft" align="right" valign="top"><a id="ga0a3014b4578def49733175d7e7dbec9e" name="ga0a3014b4578def49733175d7e7dbec9e"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_cpuss_swj_swclk_tclk</b> [1]</td></tr>
<tr class="memdesc:ga0a3014b4578def49733175d7e7dbec9e"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the cpuss_swj_swclk_tclk signal. <br /></td></tr>
<tr class="separator:ga0a3014b4578def49733175d7e7dbec9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1cdc8144f5c39110f8a87e4c1acd4176"><td class="memItemLeft" align="right" valign="top"><a id="ga1cdc8144f5c39110f8a87e4c1acd4176" name="ga1cdc8144f5c39110f8a87e4c1acd4176"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_cpuss_swj_swdio_tms</b> [1]</td></tr>
<tr class="memdesc:ga1cdc8144f5c39110f8a87e4c1acd4176"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the cpuss_swj_swdio_tms signal. <br /></td></tr>
<tr class="separator:ga1cdc8144f5c39110f8a87e4c1acd4176"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2ba0f9b5a238e3d06237036845ae5ed"><td class="memItemLeft" align="right" valign="top"><a id="gad2ba0f9b5a238e3d06237036845ae5ed" name="gad2ba0f9b5a238e3d06237036845ae5ed"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_cpuss_swj_swdoe_tdi</b> [1]</td></tr>
<tr class="memdesc:gad2ba0f9b5a238e3d06237036845ae5ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the cpuss_swj_swdoe_tdi signal. <br /></td></tr>
<tr class="separator:gad2ba0f9b5a238e3d06237036845ae5ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab3e5ef4da736a410b62a3b278ba67e4"><td class="memItemLeft" align="right" valign="top"><a id="gaab3e5ef4da736a410b62a3b278ba67e4" name="gaab3e5ef4da736a410b62a3b278ba67e4"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_cpuss_swj_swo_tdo</b> [1]</td></tr>
<tr class="memdesc:gaab3e5ef4da736a410b62a3b278ba67e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the cpuss_swj_swo_tdo signal. <br /></td></tr>
<tr class="separator:gaab3e5ef4da736a410b62a3b278ba67e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga136ac7e4cb74056238b8105b8ec6e58b"><td class="memItemLeft" align="right" valign="top"><a id="ga136ac7e4cb74056238b8105b8ec6e58b" name="ga136ac7e4cb74056238b8105b8ec6e58b"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_cpuss_swj_trstn</b> [1]</td></tr>
<tr class="memdesc:ga136ac7e4cb74056238b8105b8ec6e58b"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the cpuss_swj_trstn signal. <br /></td></tr>
<tr class="separator:ga136ac7e4cb74056238b8105b8ec6e58b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga688fc5ec21ba070262bbbac57cc05e66"><td class="memItemLeft" align="right" valign="top"><a id="ga688fc5ec21ba070262bbbac57cc05e66" name="ga688fc5ec21ba070262bbbac57cc05e66"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_cpuss_trace_clock</b> [1]</td></tr>
<tr class="memdesc:ga688fc5ec21ba070262bbbac57cc05e66"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the cpuss_trace_clock signal. <br /></td></tr>
<tr class="separator:ga688fc5ec21ba070262bbbac57cc05e66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0030a679fd05a02add8e255314d41c27"><td class="memItemLeft" align="right" valign="top"><a id="ga0030a679fd05a02add8e255314d41c27" name="ga0030a679fd05a02add8e255314d41c27"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_cpuss_trace_data</b> [8]</td></tr>
<tr class="memdesc:ga0030a679fd05a02add8e255314d41c27"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the cpuss_trace_data signal. <br /></td></tr>
<tr class="separator:ga0030a679fd05a02add8e255314d41c27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45ecb3dbfe2ad5cb7f83f26a08f2906a"><td class="memItemLeft" align="right" valign="top"><a id="ga45ecb3dbfe2ad5cb7f83f26a08f2906a" name="ga45ecb3dbfe2ad5cb7f83f26a08f2906a"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_cxpi_cxpi_en</b> [4]</td></tr>
<tr class="memdesc:ga45ecb3dbfe2ad5cb7f83f26a08f2906a"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the cxpi_cxpi_en signal. <br /></td></tr>
<tr class="separator:ga45ecb3dbfe2ad5cb7f83f26a08f2906a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad32516ee0525ac0aa23481243a8c5e7a"><td class="memItemLeft" align="right" valign="top"><a id="gad32516ee0525ac0aa23481243a8c5e7a" name="gad32516ee0525ac0aa23481243a8c5e7a"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_cxpi_cxpi_rx</b> [4]</td></tr>
<tr class="memdesc:gad32516ee0525ac0aa23481243a8c5e7a"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the cxpi_cxpi_rx signal. <br /></td></tr>
<tr class="separator:gad32516ee0525ac0aa23481243a8c5e7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d38c5c0f779e5b9897cb771a08be01b"><td class="memItemLeft" align="right" valign="top"><a id="ga6d38c5c0f779e5b9897cb771a08be01b" name="ga6d38c5c0f779e5b9897cb771a08be01b"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_cxpi_cxpi_tx</b> [4]</td></tr>
<tr class="memdesc:ga6d38c5c0f779e5b9897cb771a08be01b"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the cxpi_cxpi_tx signal. <br /></td></tr>
<tr class="separator:ga6d38c5c0f779e5b9897cb771a08be01b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad04cffb15f017f5e129c45ffd081e3c9"><td class="memItemLeft" align="right" valign="top"><a id="gad04cffb15f017f5e129c45ffd081e3c9" name="gad04cffb15f017f5e129c45ffd081e3c9"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_lin_lin_en</b> [11]</td></tr>
<tr class="memdesc:gad04cffb15f017f5e129c45ffd081e3c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the lin_lin_en signal. <br /></td></tr>
<tr class="separator:gad04cffb15f017f5e129c45ffd081e3c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70db582c9065a5d0fc3344777e66feac"><td class="memItemLeft" align="right" valign="top"><a id="ga70db582c9065a5d0fc3344777e66feac" name="ga70db582c9065a5d0fc3344777e66feac"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_lin_lin_rx</b> [16]</td></tr>
<tr class="memdesc:ga70db582c9065a5d0fc3344777e66feac"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the lin_lin_rx signal. <br /></td></tr>
<tr class="separator:ga70db582c9065a5d0fc3344777e66feac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33e30467a97ebd237f404c0c29839b32"><td class="memItemLeft" align="right" valign="top"><a id="ga33e30467a97ebd237f404c0c29839b32" name="ga33e30467a97ebd237f404c0c29839b32"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_lin_lin_tx</b> [12]</td></tr>
<tr class="memdesc:ga33e30467a97ebd237f404c0c29839b32"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the lin_lin_tx signal. <br /></td></tr>
<tr class="separator:ga33e30467a97ebd237f404c0c29839b32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga456de01a2e84e4a48b2676124e3493ed"><td class="memItemLeft" align="right" valign="top"><a id="ga456de01a2e84e4a48b2676124e3493ed" name="ga456de01a2e84e4a48b2676124e3493ed"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_pass_sar_ext_mux_en</b> [2]</td></tr>
<tr class="memdesc:ga456de01a2e84e4a48b2676124e3493ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the pass_sar_ext_mux_en signal. <br /></td></tr>
<tr class="separator:ga456de01a2e84e4a48b2676124e3493ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3516ac4b19d1e9eb32304615ea11dc8c"><td class="memItemLeft" align="right" valign="top"><a id="ga3516ac4b19d1e9eb32304615ea11dc8c" name="ga3516ac4b19d1e9eb32304615ea11dc8c"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_pass_sar_ext_mux_sel</b> [5]</td></tr>
<tr class="memdesc:ga3516ac4b19d1e9eb32304615ea11dc8c"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the pass_sar_ext_mux_sel signal. <br /></td></tr>
<tr class="separator:ga3516ac4b19d1e9eb32304615ea11dc8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75c48ca1dbba64dd356ab96bf918a0a2"><td class="memItemLeft" align="right" valign="top"><a id="ga75c48ca1dbba64dd356ab96bf918a0a2" name="ga75c48ca1dbba64dd356ab96bf918a0a2"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_pass_sarmux_pads</b> [39]</td></tr>
<tr class="memdesc:ga75c48ca1dbba64dd356ab96bf918a0a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the pass_sarmux_pads signal. <br /></td></tr>
<tr class="separator:ga75c48ca1dbba64dd356ab96bf918a0a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa147567bb134232d41f333e952dd0b9c"><td class="memItemLeft" align="right" valign="top"><a id="gaa147567bb134232d41f333e952dd0b9c" name="gaa147567bb134232d41f333e952dd0b9c"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_peri_tr_io_input</b> [14]</td></tr>
<tr class="memdesc:gaa147567bb134232d41f333e952dd0b9c"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the peri_tr_io_input signal. <br /></td></tr>
<tr class="separator:gaa147567bb134232d41f333e952dd0b9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf39890acadc78c169392e49163b08dd5"><td class="memItemLeft" align="right" valign="top"><a id="gaf39890acadc78c169392e49163b08dd5" name="gaf39890acadc78c169392e49163b08dd5"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_peri_tr_io_output</b> [4]</td></tr>
<tr class="memdesc:gaf39890acadc78c169392e49163b08dd5"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the peri_tr_io_output signal. <br /></td></tr>
<tr class="separator:gaf39890acadc78c169392e49163b08dd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35f5676d555285adb9f4b21e7f4959d1"><td class="memItemLeft" align="right" valign="top"><a id="ga35f5676d555285adb9f4b21e7f4959d1" name="ga35f5676d555285adb9f4b21e7f4959d1"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_scb_i2c_scl</b> [10]</td></tr>
<tr class="memdesc:ga35f5676d555285adb9f4b21e7f4959d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_i2c_scl signal. <br /></td></tr>
<tr class="separator:ga35f5676d555285adb9f4b21e7f4959d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga308eeb188a13e8e569ac3b1d073f3c71"><td class="memItemLeft" align="right" valign="top"><a id="ga308eeb188a13e8e569ac3b1d073f3c71" name="ga308eeb188a13e8e569ac3b1d073f3c71"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_scb_i2c_sda</b> [12]</td></tr>
<tr class="memdesc:ga308eeb188a13e8e569ac3b1d073f3c71"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_i2c_sda signal. <br /></td></tr>
<tr class="separator:ga308eeb188a13e8e569ac3b1d073f3c71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga309c0e7dd2e92058ecdf4e11880ffc63"><td class="memItemLeft" align="right" valign="top"><a id="ga309c0e7dd2e92058ecdf4e11880ffc63" name="ga309c0e7dd2e92058ecdf4e11880ffc63"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_scb_spi_m_clk</b> [9]</td></tr>
<tr class="memdesc:ga309c0e7dd2e92058ecdf4e11880ffc63"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_spi_m_clk signal. <br /></td></tr>
<tr class="separator:ga309c0e7dd2e92058ecdf4e11880ffc63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad07c5fa28853a033db47185ddcfbcc42"><td class="memItemLeft" align="right" valign="top"><a id="gad07c5fa28853a033db47185ddcfbcc42" name="gad07c5fa28853a033db47185ddcfbcc42"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_scb_spi_m_miso</b> [11]</td></tr>
<tr class="memdesc:gad07c5fa28853a033db47185ddcfbcc42"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_spi_m_miso signal. <br /></td></tr>
<tr class="separator:gad07c5fa28853a033db47185ddcfbcc42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e18687cec506c35d40fa8a095ac5f3a"><td class="memItemLeft" align="right" valign="top"><a id="ga6e18687cec506c35d40fa8a095ac5f3a" name="ga6e18687cec506c35d40fa8a095ac5f3a"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_scb_spi_m_mosi</b> [11]</td></tr>
<tr class="memdesc:ga6e18687cec506c35d40fa8a095ac5f3a"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_spi_m_mosi signal. <br /></td></tr>
<tr class="separator:ga6e18687cec506c35d40fa8a095ac5f3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga886ea1af8901e50a43674dc8d692cb88"><td class="memItemLeft" align="right" valign="top"><a id="ga886ea1af8901e50a43674dc8d692cb88" name="ga886ea1af8901e50a43674dc8d692cb88"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_scb_spi_m_select0</b> [10]</td></tr>
<tr class="memdesc:ga886ea1af8901e50a43674dc8d692cb88"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_spi_m_select0 signal. <br /></td></tr>
<tr class="separator:ga886ea1af8901e50a43674dc8d692cb88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga077cc48ed6f398b6e2eab2122c84de18"><td class="memItemLeft" align="right" valign="top"><a id="ga077cc48ed6f398b6e2eab2122c84de18" name="ga077cc48ed6f398b6e2eab2122c84de18"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_scb_spi_m_select1</b> [6]</td></tr>
<tr class="memdesc:ga077cc48ed6f398b6e2eab2122c84de18"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_spi_m_select1 signal. <br /></td></tr>
<tr class="separator:ga077cc48ed6f398b6e2eab2122c84de18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1df132e8e7b86dd893dab157391913fd"><td class="memItemLeft" align="right" valign="top"><a id="ga1df132e8e7b86dd893dab157391913fd" name="ga1df132e8e7b86dd893dab157391913fd"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_scb_spi_m_select2</b> [8]</td></tr>
<tr class="memdesc:ga1df132e8e7b86dd893dab157391913fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_spi_m_select2 signal. <br /></td></tr>
<tr class="separator:ga1df132e8e7b86dd893dab157391913fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08321f8717e435129488566d93b25868"><td class="memItemLeft" align="right" valign="top"><a id="ga08321f8717e435129488566d93b25868" name="ga08321f8717e435129488566d93b25868"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_scb_spi_m_select3</b> [3]</td></tr>
<tr class="memdesc:ga08321f8717e435129488566d93b25868"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_spi_m_select3 signal. <br /></td></tr>
<tr class="separator:ga08321f8717e435129488566d93b25868"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4bff04447ebb5944ef282e93efd16e8a"><td class="memItemLeft" align="right" valign="top"><a id="ga4bff04447ebb5944ef282e93efd16e8a" name="ga4bff04447ebb5944ef282e93efd16e8a"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_scb_spi_s_clk</b> [9]</td></tr>
<tr class="memdesc:ga4bff04447ebb5944ef282e93efd16e8a"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_spi_s_clk signal. <br /></td></tr>
<tr class="separator:ga4bff04447ebb5944ef282e93efd16e8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83ebf2e06d93f8366e49b605f0df10e8"><td class="memItemLeft" align="right" valign="top"><a id="ga83ebf2e06d93f8366e49b605f0df10e8" name="ga83ebf2e06d93f8366e49b605f0df10e8"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_scb_spi_s_miso</b> [11]</td></tr>
<tr class="memdesc:ga83ebf2e06d93f8366e49b605f0df10e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_spi_s_miso signal. <br /></td></tr>
<tr class="separator:ga83ebf2e06d93f8366e49b605f0df10e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac08a8b675f56b4f30053c1355adf4f6d"><td class="memItemLeft" align="right" valign="top"><a id="gac08a8b675f56b4f30053c1355adf4f6d" name="gac08a8b675f56b4f30053c1355adf4f6d"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_scb_spi_s_mosi</b> [11]</td></tr>
<tr class="memdesc:gac08a8b675f56b4f30053c1355adf4f6d"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_spi_s_mosi signal. <br /></td></tr>
<tr class="separator:gac08a8b675f56b4f30053c1355adf4f6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee9caf9ac1bbc2fc25d3416489dea2b3"><td class="memItemLeft" align="right" valign="top"><a id="gaee9caf9ac1bbc2fc25d3416489dea2b3" name="gaee9caf9ac1bbc2fc25d3416489dea2b3"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_scb_spi_s_select0</b> [10]</td></tr>
<tr class="memdesc:gaee9caf9ac1bbc2fc25d3416489dea2b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_spi_s_select0 signal. <br /></td></tr>
<tr class="separator:gaee9caf9ac1bbc2fc25d3416489dea2b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5527537e8b226b94b3fa1ddee21babda"><td class="memItemLeft" align="right" valign="top"><a id="ga5527537e8b226b94b3fa1ddee21babda" name="ga5527537e8b226b94b3fa1ddee21babda"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_scb_spi_s_select1</b> [6]</td></tr>
<tr class="memdesc:ga5527537e8b226b94b3fa1ddee21babda"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_spi_s_select1 signal. <br /></td></tr>
<tr class="separator:ga5527537e8b226b94b3fa1ddee21babda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52e2f9e958d57d321e2243f57423a8c1"><td class="memItemLeft" align="right" valign="top"><a id="ga52e2f9e958d57d321e2243f57423a8c1" name="ga52e2f9e958d57d321e2243f57423a8c1"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_scb_spi_s_select2</b> [8]</td></tr>
<tr class="memdesc:ga52e2f9e958d57d321e2243f57423a8c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_spi_s_select2 signal. <br /></td></tr>
<tr class="separator:ga52e2f9e958d57d321e2243f57423a8c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d2aaf548a6228d85399260c30f5a798"><td class="memItemLeft" align="right" valign="top"><a id="ga5d2aaf548a6228d85399260c30f5a798" name="ga5d2aaf548a6228d85399260c30f5a798"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_scb_spi_s_select3</b> [3]</td></tr>
<tr class="memdesc:ga5d2aaf548a6228d85399260c30f5a798"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_spi_s_select3 signal. <br /></td></tr>
<tr class="separator:ga5d2aaf548a6228d85399260c30f5a798"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga866b4d22c9a7db7025af8124482f0d3b"><td class="memItemLeft" align="right" valign="top"><a id="ga866b4d22c9a7db7025af8124482f0d3b" name="ga866b4d22c9a7db7025af8124482f0d3b"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_scb_uart_cts</b> [10]</td></tr>
<tr class="memdesc:ga866b4d22c9a7db7025af8124482f0d3b"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_uart_cts signal. <br /></td></tr>
<tr class="separator:ga866b4d22c9a7db7025af8124482f0d3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14b34d80d16bee2205bac49cfad0a73d"><td class="memItemLeft" align="right" valign="top"><a id="ga14b34d80d16bee2205bac49cfad0a73d" name="ga14b34d80d16bee2205bac49cfad0a73d"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_scb_uart_rts</b> [9]</td></tr>
<tr class="memdesc:ga14b34d80d16bee2205bac49cfad0a73d"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_uart_rts signal. <br /></td></tr>
<tr class="separator:ga14b34d80d16bee2205bac49cfad0a73d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ae1bf5b127b601bb8e928b13d7cd576"><td class="memItemLeft" align="right" valign="top"><a id="ga6ae1bf5b127b601bb8e928b13d7cd576" name="ga6ae1bf5b127b601bb8e928b13d7cd576"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_scb_uart_rx</b> [11]</td></tr>
<tr class="memdesc:ga6ae1bf5b127b601bb8e928b13d7cd576"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_uart_rx signal. <br /></td></tr>
<tr class="separator:ga6ae1bf5b127b601bb8e928b13d7cd576"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa47fc9c5dfcc08d09aa895a71a86c19e"><td class="memItemLeft" align="right" valign="top"><a id="gaa47fc9c5dfcc08d09aa895a71a86c19e" name="gaa47fc9c5dfcc08d09aa895a71a86c19e"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_scb_uart_tx</b> [11]</td></tr>
<tr class="memdesc:gaa47fc9c5dfcc08d09aa895a71a86c19e"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_uart_tx signal. <br /></td></tr>
<tr class="separator:gaa47fc9c5dfcc08d09aa895a71a86c19e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca015e602ad1b0ef40eedd3368f429a1"><td class="memItemLeft" align="right" valign="top"><a id="gaca015e602ad1b0ef40eedd3368f429a1" name="gaca015e602ad1b0ef40eedd3368f429a1"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_tcpwm_line</b> [84]</td></tr>
<tr class="memdesc:gaca015e602ad1b0ef40eedd3368f429a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the tcpwm_line signal. <br /></td></tr>
<tr class="separator:gaca015e602ad1b0ef40eedd3368f429a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1caba1fc34b750fd256f3740f47ea613"><td class="memItemLeft" align="right" valign="top"><a id="ga1caba1fc34b750fd256f3740f47ea613" name="ga1caba1fc34b750fd256f3740f47ea613"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_tcpwm_line_compl</b> [86]</td></tr>
<tr class="memdesc:ga1caba1fc34b750fd256f3740f47ea613"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the tcpwm_line_compl signal. <br /></td></tr>
<tr class="separator:ga1caba1fc34b750fd256f3740f47ea613"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3697249e06c9248350a7164bed86c620"><td class="memItemLeft" align="right" valign="top"><a id="ga3697249e06c9248350a7164bed86c620" name="ga3697249e06c9248350a7164bed86c620"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_tcpwm_tr_one_cnt_in</b> [158]</td></tr>
<tr class="memdesc:ga3697249e06c9248350a7164bed86c620"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the tcpwm_tr_one_cnt_in signal. <br /></td></tr>
<tr class="separator:ga3697249e06c9248350a7164bed86c620"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="structcyhal__resource__pin__mapping__t" id="structcyhal__resource__pin__mapping__t"></a>
<h2 class="memtitle"><span class="permalink"><a href="#structcyhal__resource__pin__mapping__t">&#9670;&nbsp;</a></span>cyhal_resource_pin_mapping_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct cyhal_resource_pin_mapping_t</td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a4fa13cb0d2ae96aeeb50c0c0c63e3b91" name="a4fa13cb0d2ae96aeeb50c0c0c63e3b91"></a>uint8_t</td>
<td class="fieldname">
block_num</td>
<td class="fielddoc">
The block number of the resource with this connection. </td></tr>
<tr><td class="fieldtype">
<a id="a023ce9599d5a2fe07f82dd3cf5a7570b" name="a023ce9599d5a2fe07f82dd3cf5a7570b"></a>uint8_t</td>
<td class="fieldname">
channel_num</td>
<td class="fielddoc">
The channel number of the block with this connection. </td></tr>
<tr><td class="fieldtype">
<a id="a61f6033fdaae54a06ac8e63656b2a37a" name="a61f6033fdaae54a06ac8e63656b2a37a"></a><a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#ga707195ce0627016bf371643bdd9caa51">cyhal_gpio_t</a></td>
<td class="fieldname">
pin</td>
<td class="fielddoc">
The GPIO pin the connection is with. </td></tr>
<tr><td class="fieldtype">
<a id="ad4514be01ab83c7248c320b3232145c1" name="ad4514be01ab83c7248c320b3232145c1"></a>en_hsiom_sel_t</td>
<td class="fieldname">
hsiom</td>
<td class="fielddoc">
The HSIOM configuration value. </td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a id="ga8e4b2f48d501b1c79424df1a7180b384" name="ga8e4b2f48d501b1c79424df1a7180b384"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8e4b2f48d501b1c79424df1a7180b384">&#9670;&nbsp;</a></span>cyhal_gpio_tviibe2m_100_lqfp_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__group__hal__impl__pin__package__tviibe2m__100__lqfp.html#ga8e4b2f48d501b1c79424df1a7180b384">cyhal_gpio_tviibe2m_100_lqfp_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definitions for all of the pins that are bonded out on in the 100-LQFP package for the TVIIBE2M series. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga8e4b2f48d501b1c79424df1a7180b384a3dbd1016ea99d087d747530418b89a01" name="gga8e4b2f48d501b1c79424df1a7180b384a3dbd1016ea99d087d747530418b89a01"></a>NC&#160;</td><td class="fielddoc"><p >No Connect/Invalid Pin. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga8e4b2f48d501b1c79424df1a7180b384a23d505c049c81443b12e53d5b00b1be9" name="gga8e4b2f48d501b1c79424df1a7180b384a23d505c049c81443b12e53d5b00b1be9"></a>P0_0&#160;</td><td class="fielddoc"><p >Port 0 Pin 0. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga8e4b2f48d501b1c79424df1a7180b384a8c239764fe5c947cad341b176d49eb73" name="gga8e4b2f48d501b1c79424df1a7180b384a8c239764fe5c947cad341b176d49eb73"></a>P0_1&#160;</td><td class="fielddoc"><p >Port 0 Pin 1. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga8e4b2f48d501b1c79424df1a7180b384a950df72443b521531bc3be8f4058fd85" name="gga8e4b2f48d501b1c79424df1a7180b384a950df72443b521531bc3be8f4058fd85"></a>P0_2&#160;</td><td class="fielddoc"><p >Port 0 Pin 2. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga8e4b2f48d501b1c79424df1a7180b384a7dd012609401076ec68c99a41fcf12bc" name="gga8e4b2f48d501b1c79424df1a7180b384a7dd012609401076ec68c99a41fcf12bc"></a>P0_3&#160;</td><td class="fielddoc"><p >Port 0 Pin 3. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga8e4b2f48d501b1c79424df1a7180b384aeeaaeb6232b5bd27b3d18c1699737e31" name="gga8e4b2f48d501b1c79424df1a7180b384aeeaaeb6232b5bd27b3d18c1699737e31"></a>P2_0&#160;</td><td class="fielddoc"><p >Port 2 Pin 0. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga8e4b2f48d501b1c79424df1a7180b384a33daef487e90b1d8ee897624249d060e" name="gga8e4b2f48d501b1c79424df1a7180b384a33daef487e90b1d8ee897624249d060e"></a>P2_1&#160;</td><td class="fielddoc"><p >Port 2 Pin 1. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga8e4b2f48d501b1c79424df1a7180b384a10b4a9ccdcdec6c07ceedf09708bed1a" name="gga8e4b2f48d501b1c79424df1a7180b384a10b4a9ccdcdec6c07ceedf09708bed1a"></a>P2_2&#160;</td><td class="fielddoc"><p >Port 2 Pin 2. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga8e4b2f48d501b1c79424df1a7180b384ae1949ab941c558f0c66b48e8463bbada" name="gga8e4b2f48d501b1c79424df1a7180b384ae1949ab941c558f0c66b48e8463bbada"></a>P2_3&#160;</td><td class="fielddoc"><p >Port 2 Pin 3. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga8e4b2f48d501b1c79424df1a7180b384a2a52d7696dc09e50106e86c3c5d17553" name="gga8e4b2f48d501b1c79424df1a7180b384a2a52d7696dc09e50106e86c3c5d17553"></a>P3_0&#160;</td><td class="fielddoc"><p >Port 3 Pin 0. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga8e4b2f48d501b1c79424df1a7180b384aecc7f0ac8642bc54d5263aa885d41908" name="gga8e4b2f48d501b1c79424df1a7180b384aecc7f0ac8642bc54d5263aa885d41908"></a>P3_1&#160;</td><td class="fielddoc"><p >Port 3 Pin 1. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga8e4b2f48d501b1c79424df1a7180b384a702f0443ac82eec7db778039597602de" name="gga8e4b2f48d501b1c79424df1a7180b384a702f0443ac82eec7db778039597602de"></a>P5_0&#160;</td><td class="fielddoc"><p >Port 5 Pin 0. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga8e4b2f48d501b1c79424df1a7180b384a6e81efad69a0ea034651af008bd857b9" name="gga8e4b2f48d501b1c79424df1a7180b384a6e81efad69a0ea034651af008bd857b9"></a>P5_1&#160;</td><td class="fielddoc"><p >Port 5 Pin 1. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga8e4b2f48d501b1c79424df1a7180b384a48fead26a455d15e627a59f49e735ed6" name="gga8e4b2f48d501b1c79424df1a7180b384a48fead26a455d15e627a59f49e735ed6"></a>P5_2&#160;</td><td class="fielddoc"><p >Port 5 Pin 2. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga8e4b2f48d501b1c79424df1a7180b384ac4e840a9752ddcf910485a9ad3bda6c3" name="gga8e4b2f48d501b1c79424df1a7180b384ac4e840a9752ddcf910485a9ad3bda6c3"></a>P5_3&#160;</td><td class="fielddoc"><p >Port 5 Pin 3. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga8e4b2f48d501b1c79424df1a7180b384a651caedfece9cfdc1054b06bdb19ef5c" name="gga8e4b2f48d501b1c79424df1a7180b384a651caedfece9cfdc1054b06bdb19ef5c"></a>P6_0&#160;</td><td class="fielddoc"><p >Port 6 Pin 0. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga8e4b2f48d501b1c79424df1a7180b384a3e0cb355dfc40a09ddbcb3e2a646e186" name="gga8e4b2f48d501b1c79424df1a7180b384a3e0cb355dfc40a09ddbcb3e2a646e186"></a>P6_1&#160;</td><td class="fielddoc"><p >Port 6 Pin 1. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga8e4b2f48d501b1c79424df1a7180b384a314f040c789cfa222f71ac693d4634b3" name="gga8e4b2f48d501b1c79424df1a7180b384a314f040c789cfa222f71ac693d4634b3"></a>P6_2&#160;</td><td class="fielddoc"><p >Port 6 Pin 2. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga8e4b2f48d501b1c79424df1a7180b384ab8284593b459e295b454e59c33e16325" name="gga8e4b2f48d501b1c79424df1a7180b384ab8284593b459e295b454e59c33e16325"></a>P6_3&#160;</td><td class="fielddoc"><p >Port 6 Pin 3. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga8e4b2f48d501b1c79424df1a7180b384a41f81316d62acdf3935225be485ea96a" name="gga8e4b2f48d501b1c79424df1a7180b384a41f81316d62acdf3935225be485ea96a"></a>P6_4&#160;</td><td class="fielddoc"><p >Port 6 Pin 4. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga8e4b2f48d501b1c79424df1a7180b384a03d2dd144727710aa3078b5b2736a9b6" name="gga8e4b2f48d501b1c79424df1a7180b384a03d2dd144727710aa3078b5b2736a9b6"></a>P6_5&#160;</td><td class="fielddoc"><p >Port 6 Pin 5. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga8e4b2f48d501b1c79424df1a7180b384a5501c381b48783a8f77a78093edc1549" name="gga8e4b2f48d501b1c79424df1a7180b384a5501c381b48783a8f77a78093edc1549"></a>P7_0&#160;</td><td class="fielddoc"><p >Port 7 Pin 0. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga8e4b2f48d501b1c79424df1a7180b384a9818bf8780ec2ee3c063663dc227b339" name="gga8e4b2f48d501b1c79424df1a7180b384a9818bf8780ec2ee3c063663dc227b339"></a>P7_1&#160;</td><td class="fielddoc"><p >Port 7 Pin 1. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga8e4b2f48d501b1c79424df1a7180b384a2b42f6ebe228e231b10f05e2b9516000" name="gga8e4b2f48d501b1c79424df1a7180b384a2b42f6ebe228e231b10f05e2b9516000"></a>P7_2&#160;</td><td class="fielddoc"><p >Port 7 Pin 2. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga8e4b2f48d501b1c79424df1a7180b384a29c9b6fc101ca6d6ac8873965b27b0fa" name="gga8e4b2f48d501b1c79424df1a7180b384a29c9b6fc101ca6d6ac8873965b27b0fa"></a>P7_3&#160;</td><td class="fielddoc"><p >Port 7 Pin 3. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga8e4b2f48d501b1c79424df1a7180b384a454e0bdb032f2516d74385200861d9de" name="gga8e4b2f48d501b1c79424df1a7180b384a454e0bdb032f2516d74385200861d9de"></a>P7_4&#160;</td><td class="fielddoc"><p >Port 7 Pin 4. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga8e4b2f48d501b1c79424df1a7180b384afb35b2a17d84e108de6082476744da35" name="gga8e4b2f48d501b1c79424df1a7180b384afb35b2a17d84e108de6082476744da35"></a>P7_5&#160;</td><td class="fielddoc"><p >Port 7 Pin 5. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga8e4b2f48d501b1c79424df1a7180b384a21e56d1f2d4d8b0b5e9c64479b91181b" name="gga8e4b2f48d501b1c79424df1a7180b384a21e56d1f2d4d8b0b5e9c64479b91181b"></a>P8_0&#160;</td><td class="fielddoc"><p >Port 8 Pin 0. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga8e4b2f48d501b1c79424df1a7180b384a0db0c6042c3ddaa4549286faf95bed5a" name="gga8e4b2f48d501b1c79424df1a7180b384a0db0c6042c3ddaa4549286faf95bed5a"></a>P8_1&#160;</td><td class="fielddoc"><p >Port 8 Pin 1. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga8e4b2f48d501b1c79424df1a7180b384a2f03e90ec98878f7c0550e1271d88c72" name="gga8e4b2f48d501b1c79424df1a7180b384a2f03e90ec98878f7c0550e1271d88c72"></a>P8_2&#160;</td><td class="fielddoc"><p >Port 8 Pin 2. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga8e4b2f48d501b1c79424df1a7180b384ad8a1b111713dd51ed2e6984af7a100ad" name="gga8e4b2f48d501b1c79424df1a7180b384ad8a1b111713dd51ed2e6984af7a100ad"></a>P11_0&#160;</td><td class="fielddoc"><p >Port 11 Pin 0. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga8e4b2f48d501b1c79424df1a7180b384ae523468e21f17d454671c2b300892915" name="gga8e4b2f48d501b1c79424df1a7180b384ae523468e21f17d454671c2b300892915"></a>P11_1&#160;</td><td class="fielddoc"><p >Port 11 Pin 1. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga8e4b2f48d501b1c79424df1a7180b384a5fe34b6d232f4550a7eb7fe679df2ef6" name="gga8e4b2f48d501b1c79424df1a7180b384a5fe34b6d232f4550a7eb7fe679df2ef6"></a>P11_2&#160;</td><td class="fielddoc"><p >Port 11 Pin 2. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga8e4b2f48d501b1c79424df1a7180b384aaf16470ca94fc271c6dfa85b686461e3" name="gga8e4b2f48d501b1c79424df1a7180b384aaf16470ca94fc271c6dfa85b686461e3"></a>P12_0&#160;</td><td class="fielddoc"><p >Port 12 Pin 0. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga8e4b2f48d501b1c79424df1a7180b384ac6e8154eb8e09e91c630cd181399a0b9" name="gga8e4b2f48d501b1c79424df1a7180b384ac6e8154eb8e09e91c630cd181399a0b9"></a>P12_1&#160;</td><td class="fielddoc"><p >Port 12 Pin 1. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga8e4b2f48d501b1c79424df1a7180b384a5c93a2d7f5424cf1eee7502c99e4a070" name="gga8e4b2f48d501b1c79424df1a7180b384a5c93a2d7f5424cf1eee7502c99e4a070"></a>P12_2&#160;</td><td class="fielddoc"><p >Port 12 Pin 2. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga8e4b2f48d501b1c79424df1a7180b384afc22b2a382750a464f1ff8d9b195e94f" name="gga8e4b2f48d501b1c79424df1a7180b384afc22b2a382750a464f1ff8d9b195e94f"></a>P12_3&#160;</td><td class="fielddoc"><p >Port 12 Pin 3. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga8e4b2f48d501b1c79424df1a7180b384acc2bc0ae6122c8a701dfef8a33ab6e08" name="gga8e4b2f48d501b1c79424df1a7180b384acc2bc0ae6122c8a701dfef8a33ab6e08"></a>P12_4&#160;</td><td class="fielddoc"><p >Port 12 Pin 4. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga8e4b2f48d501b1c79424df1a7180b384a3e5cbec8950dbbdf6b28c2edf8b5de30" name="gga8e4b2f48d501b1c79424df1a7180b384a3e5cbec8950dbbdf6b28c2edf8b5de30"></a>P13_0&#160;</td><td class="fielddoc"><p >Port 13 Pin 0. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga8e4b2f48d501b1c79424df1a7180b384a7d9c8584fafbb18ba97cb26bcfde01dc" name="gga8e4b2f48d501b1c79424df1a7180b384a7d9c8584fafbb18ba97cb26bcfde01dc"></a>P13_1&#160;</td><td class="fielddoc"><p >Port 13 Pin 1. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga8e4b2f48d501b1c79424df1a7180b384a170bca545242a6e5f76768d89d06536f" name="gga8e4b2f48d501b1c79424df1a7180b384a170bca545242a6e5f76768d89d06536f"></a>P13_2&#160;</td><td class="fielddoc"><p >Port 13 Pin 2. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga8e4b2f48d501b1c79424df1a7180b384a584dd447670d12b4d08914d5c8ecc16e" name="gga8e4b2f48d501b1c79424df1a7180b384a584dd447670d12b4d08914d5c8ecc16e"></a>P13_3&#160;</td><td class="fielddoc"><p >Port 13 Pin 3. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga8e4b2f48d501b1c79424df1a7180b384aee259272ed1614f38073c06925869b59" name="gga8e4b2f48d501b1c79424df1a7180b384aee259272ed1614f38073c06925869b59"></a>P13_4&#160;</td><td class="fielddoc"><p >Port 13 Pin 4. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga8e4b2f48d501b1c79424df1a7180b384ae670c5804759a301baa9db966214d2c2" name="gga8e4b2f48d501b1c79424df1a7180b384ae670c5804759a301baa9db966214d2c2"></a>P13_5&#160;</td><td class="fielddoc"><p >Port 13 Pin 5. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga8e4b2f48d501b1c79424df1a7180b384a23caba03df025df5b87712d5563a2b7c" name="gga8e4b2f48d501b1c79424df1a7180b384a23caba03df025df5b87712d5563a2b7c"></a>P13_6&#160;</td><td class="fielddoc"><p >Port 13 Pin 6. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga8e4b2f48d501b1c79424df1a7180b384a882beb570a6c2637a06e571d24fb533b" name="gga8e4b2f48d501b1c79424df1a7180b384a882beb570a6c2637a06e571d24fb533b"></a>P13_7&#160;</td><td class="fielddoc"><p >Port 13 Pin 7. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga8e4b2f48d501b1c79424df1a7180b384a364d50a4e0e287628956fcedafd2cd14" name="gga8e4b2f48d501b1c79424df1a7180b384a364d50a4e0e287628956fcedafd2cd14"></a>P14_0&#160;</td><td class="fielddoc"><p >Port 14 Pin 0. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga8e4b2f48d501b1c79424df1a7180b384a98d3818de8eed4e56eaa87bef3dcd8db" name="gga8e4b2f48d501b1c79424df1a7180b384a98d3818de8eed4e56eaa87bef3dcd8db"></a>P14_1&#160;</td><td class="fielddoc"><p >Port 14 Pin 1. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga8e4b2f48d501b1c79424df1a7180b384ac93e73a420441e5ace8e41af5d6f3ca2" name="gga8e4b2f48d501b1c79424df1a7180b384ac93e73a420441e5ace8e41af5d6f3ca2"></a>P14_2&#160;</td><td class="fielddoc"><p >Port 14 Pin 2. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga8e4b2f48d501b1c79424df1a7180b384a495d30ec61ef98a9654530bd05ef8fad" name="gga8e4b2f48d501b1c79424df1a7180b384a495d30ec61ef98a9654530bd05ef8fad"></a>P14_3&#160;</td><td class="fielddoc"><p >Port 14 Pin 3. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga8e4b2f48d501b1c79424df1a7180b384a5b1ef2ef829ff672ed9f15aceb1e36e6" name="gga8e4b2f48d501b1c79424df1a7180b384a5b1ef2ef829ff672ed9f15aceb1e36e6"></a>P17_0&#160;</td><td class="fielddoc"><p >Port 17 Pin 0. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga8e4b2f48d501b1c79424df1a7180b384aa82d773aeda014e6c8c0704b113f83f6" name="gga8e4b2f48d501b1c79424df1a7180b384aa82d773aeda014e6c8c0704b113f83f6"></a>P17_1&#160;</td><td class="fielddoc"><p >Port 17 Pin 1. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga8e4b2f48d501b1c79424df1a7180b384ab9873863a0165398d64b9a7511679d99" name="gga8e4b2f48d501b1c79424df1a7180b384ab9873863a0165398d64b9a7511679d99"></a>P17_2&#160;</td><td class="fielddoc"><p >Port 17 Pin 2. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga8e4b2f48d501b1c79424df1a7180b384a68646e89c96e2bf59b3e1584f4d29a80" name="gga8e4b2f48d501b1c79424df1a7180b384a68646e89c96e2bf59b3e1584f4d29a80"></a>P18_0&#160;</td><td class="fielddoc"><p >Port 18 Pin 0. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga8e4b2f48d501b1c79424df1a7180b384a641f22bd2369a8ac07e4e6c145d4218c" name="gga8e4b2f48d501b1c79424df1a7180b384a641f22bd2369a8ac07e4e6c145d4218c"></a>P18_1&#160;</td><td class="fielddoc"><p >Port 18 Pin 1. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga8e4b2f48d501b1c79424df1a7180b384afa4ba77248458b7cf00cf7a71d4408c8" name="gga8e4b2f48d501b1c79424df1a7180b384afa4ba77248458b7cf00cf7a71d4408c8"></a>P18_2&#160;</td><td class="fielddoc"><p >Port 18 Pin 2. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga8e4b2f48d501b1c79424df1a7180b384a5c31e2682e11a68d952c9844b70df3a7" name="gga8e4b2f48d501b1c79424df1a7180b384a5c31e2682e11a68d952c9844b70df3a7"></a>P18_3&#160;</td><td class="fielddoc"><p >Port 18 Pin 3. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga8e4b2f48d501b1c79424df1a7180b384acb6f2fa215c2c77ef2dd718311d0d1bc" name="gga8e4b2f48d501b1c79424df1a7180b384acb6f2fa215c2c77ef2dd718311d0d1bc"></a>P18_4&#160;</td><td class="fielddoc"><p >Port 18 Pin 4. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga8e4b2f48d501b1c79424df1a7180b384a85edf49dfa99d41fe6209082476c16be" name="gga8e4b2f48d501b1c79424df1a7180b384a85edf49dfa99d41fe6209082476c16be"></a>P18_5&#160;</td><td class="fielddoc"><p >Port 18 Pin 5. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga8e4b2f48d501b1c79424df1a7180b384ae2daf3c4178e1f941bc03da9682661be" name="gga8e4b2f48d501b1c79424df1a7180b384ae2daf3c4178e1f941bc03da9682661be"></a>P18_6&#160;</td><td class="fielddoc"><p >Port 18 Pin 6. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga8e4b2f48d501b1c79424df1a7180b384a25a187e72983849bdc21585fec03b80d" name="gga8e4b2f48d501b1c79424df1a7180b384a25a187e72983849bdc21585fec03b80d"></a>P18_7&#160;</td><td class="fielddoc"><p >Port 18 Pin 7. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga8e4b2f48d501b1c79424df1a7180b384af61e819594c8a39c41a183a5cc4fda10" name="gga8e4b2f48d501b1c79424df1a7180b384af61e819594c8a39c41a183a5cc4fda10"></a>P19_0&#160;</td><td class="fielddoc"><p >Port 19 Pin 0. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga8e4b2f48d501b1c79424df1a7180b384afd56ffcfa788a4abc6b289d3e0ffbd37" name="gga8e4b2f48d501b1c79424df1a7180b384afd56ffcfa788a4abc6b289d3e0ffbd37"></a>P19_1&#160;</td><td class="fielddoc"><p >Port 19 Pin 1. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga8e4b2f48d501b1c79424df1a7180b384ad13cc796fe40346a3d9c4842e57b2afd" name="gga8e4b2f48d501b1c79424df1a7180b384ad13cc796fe40346a3d9c4842e57b2afd"></a>P19_2&#160;</td><td class="fielddoc"><p >Port 19 Pin 2. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga8e4b2f48d501b1c79424df1a7180b384a26652bc387b9c3e7145ada15077da498" name="gga8e4b2f48d501b1c79424df1a7180b384a26652bc387b9c3e7145ada15077da498"></a>P19_3&#160;</td><td class="fielddoc"><p >Port 19 Pin 3. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga8e4b2f48d501b1c79424df1a7180b384a48550d4f589e585a989319c1f9494e4c" name="gga8e4b2f48d501b1c79424df1a7180b384a48550d4f589e585a989319c1f9494e4c"></a>P21_0&#160;</td><td class="fielddoc"><p >Port 21 Pin 0. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga8e4b2f48d501b1c79424df1a7180b384ad1f7de653b3077ff6378edfd2153b9ef" name="gga8e4b2f48d501b1c79424df1a7180b384ad1f7de653b3077ff6378edfd2153b9ef"></a>P21_1&#160;</td><td class="fielddoc"><p >Port 21 Pin 1. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga8e4b2f48d501b1c79424df1a7180b384a848b44378a656b21ab50480faf883583" name="gga8e4b2f48d501b1c79424df1a7180b384a848b44378a656b21ab50480faf883583"></a>P21_2&#160;</td><td class="fielddoc"><p >Port 21 Pin 2. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga8e4b2f48d501b1c79424df1a7180b384ae7ae8c56bfa3a4337f48c352efb356b8" name="gga8e4b2f48d501b1c79424df1a7180b384ae7ae8c56bfa3a4337f48c352efb356b8"></a>P21_3&#160;</td><td class="fielddoc"><p >Port 21 Pin 3. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga8e4b2f48d501b1c79424df1a7180b384aeedebd3489838bf44c63c8c52682b1b1" name="gga8e4b2f48d501b1c79424df1a7180b384aeedebd3489838bf44c63c8c52682b1b1"></a>P21_5&#160;</td><td class="fielddoc"><p >Port 21 Pin 5. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga8e4b2f48d501b1c79424df1a7180b384a8799b19bae738f4351ba84d4aaf85d62" name="gga8e4b2f48d501b1c79424df1a7180b384a8799b19bae738f4351ba84d4aaf85d62"></a>P22_0&#160;</td><td class="fielddoc"><p >Port 22 Pin 0. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga8e4b2f48d501b1c79424df1a7180b384a46843f3650942629bade64abd33fd4b4" name="gga8e4b2f48d501b1c79424df1a7180b384a46843f3650942629bade64abd33fd4b4"></a>P22_1&#160;</td><td class="fielddoc"><p >Port 22 Pin 1. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga8e4b2f48d501b1c79424df1a7180b384a92b3993876d460b0663208783565a485" name="gga8e4b2f48d501b1c79424df1a7180b384a92b3993876d460b0663208783565a485"></a>P22_2&#160;</td><td class="fielddoc"><p >Port 22 Pin 2. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga8e4b2f48d501b1c79424df1a7180b384adf638bf10a7224059a4c26ae65321700" name="gga8e4b2f48d501b1c79424df1a7180b384adf638bf10a7224059a4c26ae65321700"></a>P22_3&#160;</td><td class="fielddoc"><p >Port 22 Pin 3. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga8e4b2f48d501b1c79424df1a7180b384ae9f49b437f361fb50c8682ecd5d48eac" name="gga8e4b2f48d501b1c79424df1a7180b384ae9f49b437f361fb50c8682ecd5d48eac"></a>P23_3&#160;</td><td class="fielddoc"><p >Port 23 Pin 3. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga8e4b2f48d501b1c79424df1a7180b384af5c7cb5f83826932742ee1f8a6c226af" name="gga8e4b2f48d501b1c79424df1a7180b384af5c7cb5f83826932742ee1f8a6c226af"></a>P23_4&#160;</td><td class="fielddoc"><p >Port 23 Pin 4. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga8e4b2f48d501b1c79424df1a7180b384a71c1b2bead45c60421729cd09277c830" name="gga8e4b2f48d501b1c79424df1a7180b384a71c1b2bead45c60421729cd09277c830"></a>P23_5&#160;</td><td class="fielddoc"><p >Port 23 Pin 5. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga8e4b2f48d501b1c79424df1a7180b384ad57d1dc3534accb6f5821816c5432a97" name="gga8e4b2f48d501b1c79424df1a7180b384ad57d1dc3534accb6f5821816c5432a97"></a>P23_6&#160;</td><td class="fielddoc"><p >Port 23 Pin 6. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga8e4b2f48d501b1c79424df1a7180b384aff09d95d8c422a3f260a4addeb7a42b5" name="gga8e4b2f48d501b1c79424df1a7180b384aff09d95d8c422a3f260a4addeb7a42b5"></a>P23_7&#160;</td><td class="fielddoc"><p >Port 23 Pin 7. </p>
</td></tr>
</table>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part
<div id="nav-path" class="navpath">
    <ul>
        <li class="footer">
            Generated for <b>Hardware Abstraction Layer (HAL)</b> by <b>Cypress Semiconductor Corporation</b>.
            All rights reserved.
        </li>
    </ul>
</div>
-->
</body>
</html>
